The realization of a wavelet-based iterative learning controller (WILC) is presented in this paper. To meet the requirements of simplified hardware, fast rapid prototyping and fast up-date cycle, a wavelet-based iterative learning control system is implemented on a single FPGA (Field Programmable Gate Array) . There are three modules in this FPGA-based system, they are a feedback module, a discrete wavelet transform (DWT) module and an inverse discrete wavelet transform (IDWT) module. An external static random access memory (SRAM) is also employed to store the learning control signal processed by wavelet transform before updating the feedback control signal. To verify its effectiveness, a belt-driven ink-jet printer is adopted as the control target and a much improved speed-tracking performance is observed from the experimental verification. With the help of the learning process, the ink-jet printer needs no calibration during continuous operation and the velocity of the printer-head can be steadily running at 24 inch/sec.
INTRODUCTION
Iterative learning control (ILC) schemes have been widely used in systems that perform repeatable tasks, such as robot arm trajectory following and machine tools (Arimoto et al., 1984, Atlson and McIntyre, 1986) . The process of "learning" can overcome the "learnable" uncertainties that may not be taken care of by most conventional control techniques. However, for systems exhibit "unlearnable" dynamics such as dead zones, friction and external disturbances, the ILC schemes would eventually fail to work properly over the iterative process (Jang et al., 1995 , Elci et al., 2002 . In such applications with the help applying wavelet transform, the ILC is applicable to systems having unlearnable dynamics with a much enhanced performance (Tzeng et al., 2005 (Tzeng et al., , 2006 . Wavelet transform (WT) has become a powerful tool for various signal-processing applications such as signal analysis, de-noising, communication and image processing (Grangetto et al., 2002, Huang et al., 2002) . The advantage of WT is favoured over other transforms (esp. Fourier Transform) mainly from the fact that the WT performs a multi-resolution signal analysis in both time-and frequencydomain. Instead of transforming a pure 'time description' into a pure 'frequency description', WT offers the timefrequency description. Namely, with WT on the error signal, the learnable and unlearnable part can be separated. The stability of this wavelet-based iterative learning control (WILC) scheme has been reported in the authors' previous work (Tzeng and Chen 2005 , Tzeng et al., 2005 , 2006 . The ILC algorithms have also been realized on various platforms (Tzeng and Chen 2005, Tzeng et al., 2006) , intensive computation in nature would always limit its application in systems that require continuous operation, however. In this article, we propose a single FPGA (10K-100RC240) by ALTERA Inc. to realize a WILC design for the speed control of a belt-driven ink-jet printer. As compared to the PC-based realization, realization of the WILC scheme via FPGA has not been reported in the literature. Using the FPGA to realize WILC algorithm provides many advantages in real-time applications, such as simplified hardware, rapid prototyping and fast update cycle. In the implementation, an 8-bit data bus is adopted to simplify the hardware and to minimize the firmware loading. To verify the design, a belt-driven ink-jet printer is employed as the control target and a much improved speed-tracking performance is observed from the experimental verification. With the help of the learning process, the ink-jet printer needs no calibration during continuous operation and the velocity of the printer-head can be speed up to 24 inch/sec steadily.
THE SYSTEM ARCHITECTURE
The architecture of a WILC system is shown in Fig. 1 , where y d is the desired output trajectory and y k is the system output at the k-th iteration. 
Fig. 1. Structure of the Wavelet-based Iterative Learning Control (WILC) System
The WILC scheme is expressed as follows.
(
Where α is a positive and fixed learning gain, (3) is a proportional feedback control law while is the iterative learning control law. The feedback control signal is processed by wavelet transform and then applied to update the learning profile for the next cycle of operation. The stability of the system has been proved in the previous work (Tzeng and Chen 2005) . To yield satisfactory learning behaviour, both parameters of the controller, α and β, can be chosen according to the article (Tzeng and Chen 2005), which depends soly on the prior knowledge of the system and the performance index. Fig. 2 shows the block diagram of the over all system. The detail functions of the three modules of the FPGA-based WILC system are described in certain detail as follows. Fig. 3 shows the structure of the feedback module. This module consists of the over-sampling sub-module (Su, 1998), multiplier, bus & state control module and PWM generator module. A two-phase (a, b phase) position signal is detected by using the photo encoder and is then sent into the oversampling sub-module.
A. The Feedback Module

Fig. 3. Structure of the Feedback Module
The over-sampling sub-module utilizes a digital filter to filter out the positional noise and use a high frequency clock to count the number of pulse between two sampling pulses interval. The timing chart of the over-sampling is shown in Fig. 4 . [n] . This operation is formulated as follows.
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Where the down-two sampling is the mean of down sampling with a factor of two, and symbol * represents a convolution operator. In this paper, we utilize the learnable dynamics of 17th IFAC World Congress (IFAC'08) Seoul, Korea, July 6-11, 2008 the control system to update the control signal that corresponds to the low frequency part of the feedback control signal in nature. Thus, we only need to compute the CA m part, m=1,2,…5. Using the famous Daubechies 5/3 filter, the coefficients of low-pass filter are listed as below.
.
Remark:
Suppose that the cut-off frequency of the original signal f is ω c . After applying a j-level DWT, the resultant approximation coefficient CA i describes signal f in the frequency band from 0 to 2 -j ω c , whereas the resultant detail coefficients CD j describe signal f in the frequency band 2 Fliege, 1994) . Hence, the choice of the number of level of DWT is related to the frequency sub-band where the favorable information on the signal f is situated and the cut-off frequency of the original signal f. In our case, it is desired to filter out the learnable signal components, with the same frequency band as that of the command input, from the contaminated feedback signal. In engineering practice, the frequency response of the system is usually available. On the other hand, in this work, the frequency of the speed command profile is about 1 Hz and the resonant frequency of the ink-jet printer is measured to be 33 Hz. Thus, use of a five-level DWT is enough to filter out the useful signal components from the contaminated feedback signal.
The Daubechies 5/3 filter has the advantage that all coefficients are integer so that it is easy to implement and yields lossless compression. The DWT module is shown in Fig. 6 . [n] to assemble back the original signal is the so called reconstruction process or synthesis process. The mathematical manipulation that accomplishes the synthesis is called the inverse discrete wavelet transform (IDWT). A two-level reconstruction of the inverse discrete wavelet transform is shown in Fig. 7 . This process starts from an up-sampling with a factor of two which is so called up-two sampling.
Fig. 6. Structure of the DWT Module
If a signal is fed into the low-pass filter with a twolevel stage, the output data from the first stage to the second stage can be expressed as follows.
A typical method of the up-sampling is the process of lengthening a signal component by inserting zeros between samples. The detail coefficients CD 2 [n] are fed into the highpass filter F 0 [n] and the approximations coefficients CA 2 [n] are fed into the low-pass filter F 1 [n] via the up-two sampling. The resultant outputs are then assembled back into the approximations coefficient CA 1 [n] . The same process can be repeated until the original signal is completely reconstructed. In our design, only the low-pass filter F 1 [n] and the approximations coefficients CA m [n] are used to reconstruct the learnable part of the feedback control signal. The lowpass filter F 1 [n] is described as follows The second stage 
Where
The block diagram of the IDWT is as shown in Fig. 8 . Since all the content of the SRAM is set to zeros while the system is started, the up-two sampling process can be realized by writing the coefficients to memory only with even addresses during IDWT. 
REALIZATION OF THE WILC SYSTEM
While designing the FPGA-based system with the EDA tool, the synthesis, verification and implementation can be done with the same hardware description languages. Here, we chose the Max +plus II Ver.10.1 as the EDA tool and VHDL as the hardware description language. In this design, a host computer is communicated with the WILC IC through a dual 8255 interface card and a belt-driven ink-jet printer is employed as the target. Since the FPGA can only provide limited memory, an additional static random access memory (SRAM) is devised to store the control signal. The SRAM has an 8 bit data bus and a 15-bit address bus (8x32k bytes). These buses are controlled by the host computer so that the SRAM can be written or read through host computer itself or FPGA. Table 1 shows the mapping of the memory, in which and are the forward motion learning control signal and the backward motion learning control signal in previous cycle, respectively. In many repeatedly motion control e.g. ink-jet printer, the system dynamics are imbalanced for the forward motion and backward motion, namely, the forward and backward learning control signals are stored. In general, the learning control effort is set to zero at the first iteration. Since the WILC system consists of the feedback law and the wavelet-based learning algorithm. The host computer sends out a command to the FPGA via the interface card, which can initiate and reset the FPGA, assign direction of the target motion, and control the bus. After the system is initiated by the host computer, the FPGA continually sends the system states back into the host computer and indicates that the WILC controller IC is busy or ready for the next task. In the WILC IC, the top block is the real-time feedback control module which carries out the speed and direction measurement by using an over-sampling module and feeds the synthesized control signal into a PWM driver. A pre-specified command profile is stored in the internal ROM of the FPGA using 1 K bytes of length and the system sampling rate is chosen to be 2K Hz. Once the realtime control process is activated, the feedback control signal of previous cycle is reloaded to FPGA from the SARM and a five-level wavelet decomposition process is then executed. The bottom block performs the inverse discrete wavelet transform (IDWT). The inverse process includes the zeros padding, up-two sampling and convolution operation. In the reconstructing process, only the approximation coefficients (learnable part) is fed into the synthesis filter. The detail coefficients (unlearnable part) are excluded from feeding into the filter. The reconstructed signal is restored to SRAM as the updating the control signal for the next iteration cycle. In this design, the three sub-modules operate at different frequencies. The highest frequency is set to be 20 MHz. The digital filter and down-counter built in the over-sampling module are worked at this frequency, while the operating frequency for the DWT and IDWT is set at 4 MHz and the PWM and sampling frequency are 10 kHz and 2 kHz, respectively. All of these frequencies are based on a 20MHz crystal oscillator. The components of the WILC (enclosed within the dashed box in Fig. 2 ) are all build inside a single Altera FLEX 10KRC-240 FPGA.
EXPERIMENTAL STUDY
According to (2) and (3), the control parameters α and βmust be chosen. From our previous work(Tzeng and Chen 2005), when α=1, the WILC scheme exhibits an sub-optimal learning behaviour. Using the Ziegler-Nichols method (Stefani et al., 1994) , we can show that when max β =1.1, the resonant phenomenon of the ink-jet printer would occur. Thus, for successful realization and satisfying the condition,
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A discretized pre-specified speed profile is also expressed as below. 
= i where i is the sampling number, is the reference speed of the printer-head (in inch/sec), λ is the reciprocal of time constant (in ) whose value will be constraint by the bandwidth ( )of system, i.e. λ < ΒW. Once λ is determined, γ can be chosen based on the required distance for acceleration and deceleration. From (10), the corner frequency of the closed-loop system is around 216.8 rad/sec (about 34.5 Hz). Thus we can set λ =200
. Considering the power constraint of the dc motor, the terminal speed is selected as 24 inch/sec. Consequently, the value of γ can be chosen based on the distance for acceleration and the acceleration time, e.g. 1 inch and 0.1 second, respectively, then we must determine γ = 0.075. The digitized speed profile is stored in the host computer with a 1K bytes (N=1023) memory and it is down-loaded to FPGA before the system is started. The sampling rate of the system is set to 2K Hz and the travelled distance of the printer-head is set at 8 inches within 0.512 second for an A4-size paper printing specification. The feedback control signal is decomposed into five levels as shown in Fig.9 . The signal A 5 is the low frequency part, corresponding to the learnable dynamics of the ink-jet printer system and the signals D 1 ~D 5 are the high frequency part due to the unlearnable dynamics. Table 2 shows the comparison of tracking error with various weight of the ink-tank. Obviously, the effect of the weight variation of the ink-tank from full (86g) to empty (41g) on tracking error is attenuated to a satisfactory range after a few iterations. This demonstrates that the WILC IC can automatically calibrate the tracking performance through iterative learning process. 
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The comparisons of feedback control signal with five level of wavelet transform by using the FPGA-based WILC system and MATLAB Wavelet Tool box are shown in Fig 11(a) and (b), respectively and the results further demonstrate its efficacy in such application.
CONCLUSIONS
In this paper, we have developed an FPGA-based WILC system for a belt-driven motion control. The FPGA-based WILC system contains a feedback module and a waveletbased iterative learning module. The FPGA-based WILC system can be incorporated with a personal computer to provide a total solution for high-performance motion control. A belt-driven ink-jet printer is employed as the control target. Using the proposed FPGA-based WILC system, given a prespecified speed profile the ink-jet printer-head can achieve Fliege, N.J. (1994 
